Pavona’s Mission: How Open Hardware (Like OpenTitan) Could Revolutionize AI, Security & IoT-Backed by GlobalPlatform & ZeroRISC” (Alternative options for A/B testing:) “The Open Hardware Breakthrough: Pavona’s Modular, Secure Chips for AI, IoT & Post-Quantum Security” “Why Pavona’s Open Hardware Ecosystem (Starting with OpenTitan) Could Outpace Software’s Success” “From Linux to Chips: How Pavona Is Democratizing Open Hardware for Security, AI & Beyond

The landscape of open-source technology is poised for a significant shift as the industry moves beyond software to address the complexities of physical hardware. While open-source software like Linux has long dominated global computing infrastructure, hardware development has historically remained a closed, costly, and proprietary domain. Today, the non-profit global security standards consortium GlobalPlatform announced the launch of Pavona, a new open hardware ecosystem designed to bring modularity and transparency to silicon design.

Dominic Rizzo, the CEO and founder of the startup zeroRISC, will serve as a governing board chair for the initiative. The launch arrives at a critical juncture for the technology sector, as organizations face mounting pressure to secure supply chains and integrate resilient, post-quantum cryptography into their architectures. By providing a standardized, modular framework, Pavona aims to lower the barrier to entry for developers and organizations looking to incorporate secure, open-source silicon into applications ranging from small-scale Internet of Things (IoT) devices to large-scale data center systems.

The initiative seeks to replicate the collaborative success of software projects by creating an architectural “nugget” that can be shared and iterated upon by a global community. Andrew “Bunnie” Huang, a hacker and founder of Baochip—a founding member of the Pavona ecosystem—emphasizes the foundational nature of this shift. “We are now at the point where we finally have enough of a nugget of something open that we can spread it around,” Huang noted. “The outcome of this experiment is going to determine the shape of how we interact with hardware and open source for a long time.”

Bridging the Gap: From Software to Silicon

The primary hurdle facing open hardware has always been the physical reality of manufacturing. Unlike software, which can be distributed at virtually zero marginal cost, hardware requires physical fabrication, logistics, and capital. Because the underlying foundry processes and physical design kits remain proprietary, open-source hardware must operate in layers. Pavona does not attempt to open the fabrication process itself; instead, it focuses on the layers above, including system architecture, design verification, instruction set architecture, and firmware.

From Instagram — related to Pavona Mission, Pavona Modular

To facilitate this, Rizzo and his team have developed an architectural composition engine. This software-based wrapper enables hardware modules to interact with various computing cores, such as ARM or RISC-V, without requiring companies to overhaul their existing software stacks. By treating hardware components like modular building blocks—or, as Rizzo described, “Legos”—Pavona aims to allow firms to configure the same design for vastly different use cases, from a simple sensor in an IoT device to a complex system-on-a-chip (SoC) in a data center.

This modular approach is particularly vital for security, which serves as the starting point for the Pavona ecosystem. The project includes components of OpenTitan, an open-source design that provides a “hardware root-of-trust.” This security foundation is essential for verifying the integrity of operations within a computer. Pavona includes extensions for efficient cryptography designed to be resilient against potential future threats posed by large-scale quantum computing. As noted by proponents, the transparency of open hardware allows for rigorous inspection and community-led stress testing, which can enhance the overall trustworthiness of security silicon.

Regulatory Pressures and the AI Boom

The drive toward secure, open-source silicon is being accelerated by three distinct industry and regulatory forces. First, the ongoing boom in artificial intelligence has created an unprecedented demand for specialized silicon, extending well beyond high-performance GPUs to include supporting components like networking hardware and monitoring devices. Second, governments in the United States and Europe have established legislative mandates for a transition to post-quantum security standards, with a target implementation date set for the end of 2030 as outlined by the National Institute of Standards and Technology.

Third, the European Cyber Resilience Act introduces rigorous security verification and reporting requirements for products entering the European market. These mandates necessitate a higher degree of transparency and security testing that open-source silicon is uniquely positioned to address. By adopting open standards, manufacturers can potentially streamline the process of proving regulatory compliance, as the design itself is verifiable by third parties and auditors.

Frank Nagle, the Linux Foundation’s advising chief economist and a research scientist at MIT, argues that these regulatory requirements, combined with open governance, are essential for widespread adoption. “Having that type of structure in place will hopefully give it a fighting chance and allow it to reach scale, without people being concerned that it’s controlled by any one company,” Nagle said. He suggests that the model allows private companies to collaborate on necessary, non-differentiating technologies—like security chips—while remaining competitive on their specialized product implementations.

Governance and the Path Forward

To ensure long-term sustainability and trust, Pavona has implemented a governance structure inspired by mature software projects like Yocto. While contributing member companies are represented on the governing board, high-level technical decisions are reserved for an independent technical committee. This separation of powers is intended to prevent “hallway decisions” and ensure that the project remains consensus-based and transparent.

Governance and the Path Forward
ZeroRISC Pavona modular chip design

The ecosystem is explicitly designed to reject gatekeeping. Any contributor—regardless of whether they are a paying member of the Pavona consortium—can propose new designs. To lower the barrier to entry further, the project provides “getting started” guides, software emulation tools, and FPGA code that allows users to test the hardware on a board in under ten minutes. This focus on accessibility is a deliberate effort to foster a new generation of hardware developers.

As the industry looks toward the next phase of development, the success of Pavona will likely hinge on its ability to maintain this collaborative ethos while scaling to meet the demands of global supply chains. By enabling cost-savings through shared core technologies and lowering the entry barrier for new engineers, the project aims to ensure that the hardware ecosystem remains as robust and maintainable as the software projects that currently underpin the modern digital world.

Industry stakeholders and developers interested in the evolution of these standards can monitor the official GlobalPlatform website for updates regarding future governing board proceedings and technical committee documentation. As Pavona begins its integration into commercial silicon, the focus will shift toward the first round of certified modules and their performance in real-world deployments. We invite our readers to share their thoughts on the implications of open-source silicon in the comments section below.

Leave a Comment